CLAIMS

Having thus described our invention in detail, what we claim as new and desire to secure by the Letters Patent is:

1	1. A method of fabricating a thin vertical channel (FIN) metal oxide semiconductor
2	field effect transistor (MOSFET) comprising the steps of:
3	
4	(a) forming at least one patterned region atop a surface of an insulating region, said at
5	least one patterned region comprising a Si-containing layer present atop said insulating
6	region, a pad oxide present atop said Si-containing layer and a polish stop layer
7	present atop said pad oxide;
8	
9	(b) forming planarizing insulating regions abutting each patterned region, said
10	planarizing insulating regions are formed on exposed portions of said insulating
11	region, said planarizing insulating region being co-planar with a top surface of said
12	polish stop layer;
13	
14	(c) forming a hardmask on a portion of said at least one patterned region, said
15	hardmask being used to define channel regions in said at least one patterned region;
16	
17	(d) selectively removing a portion of said hardmask, said polish stop layer and said
18	pad oxide layer so as to expose a portion of said Si-containing layer thereby forming
19	channels regions and a trough;
20	
21	(e) forming a gate region in said trough; and
22	
23	(f) removing said polish stop layer and said pad oxide abutting said gate region so as
24	to expose portions of said Si-containing layer and forming source/drain diffusion
25	regions therein.

- 1 2. The method of Claim 1 wherein said Si-containing layer and said insulating region
- 2 are components of a silicon-on-insulating (SOI) material.
- 1 3. The method of Claim 1 wherein step (a) comprising deposition, lithography and
- 2 etching.
- 1 4. The method of Claim 1 wherein said planarizing insulating regions are formed by
- 2 deposition and planarization.
- 1 5. The method of Claim 1 wherein said hardmask is formed by deposition of an oxide
- 2 and patterning.
- 1 6. The method of Claim 1 wherein step (d) comprising a series of etching processes
- 2 wherein various etchant gases or plasma are employed to selectively remove desired
- 3 layers.
- 7. The method of Claim 1 wherein said gate region includes a gate dielectric, a gate
- 2 conductor and insulating spacers.
- 1 8. The method of Claim 7 wherein said gate dielectric is formed by deposition or a
- 2 thermal growing process.
- 1 9. The method of Claim 7 wherein said gate conductor is formed by deposition and
- 2 planarization.
- 1 10. The method of Claim 7 wherein said gate conductor is comprised of polysilicon,
- 2 amorphous silicon, a conductive elemental metal, a nitride or silicide of a conductive
- 3 elemental metal, an alloy of a conductive elemental metal or multilayers thereof.

- 1 11. The method of Claim 7 wherein said insulating spacers are formed by deposition
- 2 and etching.
- 1 12. The method of Claim 1 wherein said source/drain diffusion regions are formed by
- 2 ion implantation and activation annealing.
- 1 13. A thin film insulating (FIN) metal oxide semiconductor field effect transistor
- 2 (MOSFET) comprising:

3

4 a bottom Si-containing layer;

5

- 6 an insulating region present atop said bottom Si-containing layer, said insulating
- 7 region having at least one partial opening therein;

8

- 9 a gate region formed in said partial opening, said gate region comprising two regions
- of gate conductor that are separated from channel regions by an insulating film, said
- insulating film having opposite vertical surfaces adjacent to the channel regions;

12

- 13 source/drain diffusion regions abutting said gate region, said source/drain diffusion
- 14 regions having junctions that are self-aligned to the channels regions as well as the
- 15 gate region; and

16

- insulating spacers that separate the gate region and the source/drain diffusion region
- 18 formed orthogonal to said insulating film.
 - 1 14. The FIN MOSFET of Claim 13 wherein said insulating region includes an
- 2 insulating layer of an SOI material.
- 1 15. The FIN MOSFET of Claim 13 wherein said partial opening exposes a portion of
- 2 said insulating layer of said SOI material.

- 1 16. The FIN MOSFET of Claim 13 wherein said insulating film is formed
- 2 surrounding a portion of a Si-containing layer, said insulating film is comprised of a
- 3 gate dielectric.
- 1 17. The FIN MOSFET of Claim 16 wherein said gate dielectric is comprised of an
- 2 oxide, a nitride, an oxynitride or any combination or multilayer thereof.
- 1 18. The FIN MOSFET of Claim 13 wherein said regions of gate conductor are each
- 2 comprised of polysilicon, amorphous Si, a conductive elemental metal, an alloy of a
- 3 conductive elemental metal, a nitride or silicide of a conductive elemental metal or
- 4 multilayers thereof.
- 1 19. The FIN MOSFET of Claim 13 further comprising salicide regions formed atop
- 2 said source/drain diffusion regions.
- 1 20. The FIN MOSFET of Claim 13 wherein said source/drain diffusion regions are
- 2 formed in a portion of a patterned Si-containing layer.